









# Chip Design and Test System Development in the VLDT Bonn

Overview and status of resources and current activities (Nov. 2009)



<h3>Chip Design Infrastructure</h3>  <p><b>Chip Design Resources in the VLDT Bonn</b></p> <ul style="list-style-type: none"> <li>Personnel (chip design)             <ul style="list-style-type: none"> <li>3 chip design engineers + head of lab</li> <li>2-4 PhD and diploma students</li> </ul> </li> <li>Infrastructure             <ul style="list-style-type: none"> <li>chip designers office with 9 chip design workstations (7 permanent + 2 for guests users of the HGF Alliance)</li> <li>supported technologies: IBM 130nm, IBM 90nm, UMC (div.), TSMC, AMS (div), Chartered/Tezzaron 130nm 3D etc.</li> <li>MPW access via Europractice and MOSIS</li> <li>Cadence, Synopsys and MentorGraphics software suites</li> <li>comprehensive test equipment, clean room etc.</li> </ul> </li> </ul>	<h3>Current Chip Design Projects - Overview</h3>  <p><b>Hybrid pixel detector front-end chip (ATLAS)</b></p> <ul style="list-style-type: none"> <li>front-end chip upgrade for insertable B-Layer (FE-I4)</li> <li>FE chip with reduced pixel size using <b>3D integration</b> technology (FE-T/C4)</li> <li>detector control system (<b>DCS</b>)</li> <li>new power supply concepts (<b>serial powering</b>)</li> </ul> <p><b>Gaseous pixel detector read-out (ILC)</b></p> <ul style="list-style-type: none"> <li>gas on slimmed silicon (GOSSIPO, tracking detector)</li> <li>modifications for TPC read-out @ ILC</li> </ul> <p><b>DEPFET active pixel detector (BELLE 2)</b></p> <ul style="list-style-type: none"> <li>digital data handling processor (DHP)</li> </ul> <p><b>Compton Polarimeter (ELSA)</b></p> <ul style="list-style-type: none"> <li>counting micro-strip detector front-end chip</li> </ul>	<h3>ATLAS Detector Control System</h3> <p><b>Upgrade for the ATLAS pixel detector (SLHC)</b></p> <ul style="list-style-type: none"> <li>development by Uni Wuppertal with support from VLDT Bonn</li> <li>integration of detector control functionality (DCS) on the end of stave</li> <li>status: prototype chip submitted in Summer 2009 (SPI interface, ADC, GPIO, hum. sensor)</li> </ul>  <p><b>Block schematic of the DCS test chip</b></p>	<h3>Gaseous Pixel Detectors</h3> <p><b>Pixel chip development for tracking detectors and TPC read-out</b></p> <ul style="list-style-type: none"> <li>GOSSIPO concept (NIKHEF): replace silicon sensor with thin gas layer for tracking applications</li> <li>with modifications also usable for <b>TPC read-out</b> (similar to TimePix)</li> <li>Bonn design tasks: optimized preamplifier, linear regulator for PLL control</li> </ul>  <p><b>GOSSIPO pixel block diagram and signal timing</b></p>
<h3>ATLAS Pixel Chip (FE-I4)</h3> <p><b>Upgrade for the ATLAS pixel detector</b></p> <ul style="list-style-type: none"> <li>target: insertable B-layer (IBL, phase 1 upgrade) and outer layers of <b>SLHC</b> (phase 2 upgrade)</li> <li>smaller pixel size: <math>400\mu\text{m} \times 50\mu\text{m} \rightarrow 250\mu\text{m} \times 50\mu\text{m}</math></li> <li><b>80 x 336 pixels</b></li> <li>support higher data rates: new <b>digital column</b> architecture</li> <li>IBM 130 nm</li> <li>common design effort of VLDT Bonn, CPPM, Genua, LBNL, NIKHEF</li> </ul> <p><b>Bonn design tasks</b></p> <ul style="list-style-type: none"> <li>digital column</li> <li>high speed data transmission (LVDS drivers &amp; receivers)</li> <li>clock management (PLL design)</li> <li>power and bias generation (linear and shunt regulators, DACs)</li> </ul>   <p><b>ATLAS Pixel Chip with Vertical Integration</b></p> <p><b>Option for SHLC upgrade of the ATLAS pixel detector inner layer</b></p> <ul style="list-style-type: none"> <li>need for smaller pixels to reduce occupancy</li> <li>extended local event storage</li> <li>use <b>second CMOS layer</b> to separate analog and digital circuits on different layers <math>\rightarrow</math> vertical <b>(3D) integration</b></li> <li>common design effort: VLDT Bonn, CPPM, LBNL</li> </ul>  	 <p><b>DEPFET Pixel Detector for Belle II</b></p> 	<h3>Test-stands and Prototype DAQ Systems</h3> <p><b>DAQ systems development</b></p> <ul style="list-style-type: none"> <li>DEPFET prototype DAQ system (HGF users: Heidelberg, Karlsruhe)</li> <li>ATLAS FE-I3/4 read-out system for single chip and wafer testing (HGF users: Dortmund, Göttingen, DESY, U Hamburg, HU Berlin)</li> <li>Compton polarimeter DAQ (ELSA)</li> <li>Test system for various prototype chips: GOSSIPO 3, FE-I4_proto1, FE-T/C4_proto1</li> </ul>  